



WELCOME To

**ISSCC 2014
SESSION 12
SENSORS, MEMS
AND DISPLAYS**

3D Ultrasonic Gesture Recognition

Richard J. Przybyla^{1,3},
Hao-Yen Tang¹, Stefon E. Shelton^{2,3},
David A. Horsley^{2,3}, Bernhard E. Boser^{1,3}


¹*University of California, Berkeley, CA,*

²*University of California, Davis, CA*

³*Chirp Microsystems, Inc., Berkeley, CA*



Contextual Awareness




What is going on in the space around me?

Mobile Gesture Recognition



Potential New Applications


- Mobile Games (e.g. 3D Catapult – see demo)
- Situations where touch isn't appropriate
 - e.g. car dashboard, greasy fingers
- UI for tiny mobile devices (Google Glass, Smart Watch)



chillingo.com

Wish list

- Small (low power) 
- Optimal Resolution / Working Range 
- Solution cost \$



Gesture Recognition

First



Microsoft Kinect



Samsung S4 // samsung.com



Google Glass//google.com



iRing// yankodesign.com



LEAP motion // leapmotion.com

Now

Soon?




Galaxy Gear // samsung.com

Gesture Recognition

First



Microsoft Kinect



LEAP motion // leapmotion.com



Size $\frac{1}{100}$

Power $\frac{1}{10000}$

Cost $\frac{1}{100}$

Soon?



Galaxy Gear // samsung.com

Contextual Awareness – How do we do it?

Size $\frac{1}{100}$




Power $\frac{1}{10000}$



Cost $\frac{1}{100}$




Situational Awareness



- 👍 100mm^3
- 👍 Ambient light
- 👎 $\gg 200\text{mW}$

Situational Awareness



- 👍 100mm^3
- 👍 Ambient light
- 👎 $>> 200\text{mW}$



- 👍 9mm^3
- 👍 $400\mu\text{W}$
- 👎 Passive
- 👎 not enough ambient sound



Emits ultrasound from mouth, receives in ears
Specialized brain circuits process echoes
Identifies insects from wing velocity
Targets mosquitoes from 800mm away

[D.R. Griffin, J. Animal Behaviour, 1960]

Ultrasonic Gesture Recognition

👍 Very low power (μW ... mW)

👍 always on (serve as “on” switch)

👍 Small (\sim microphone)

👍 fits devices that are too small to accommodate a display

👍 Good depth resolution


👎 Limited ($\sim 2\text{m}$) range

- best for close interaction


👎 Limited angular resolution




maxbotix.com




Chirp: our work




Outline

- 
1. Transducer Operation
 2. Depth Sensing
 3. Interface Circuits
 4. Results


AlN pMUT Operation




AlN pMUT Operation




AlN pMUT Operation




AlN pMUT Operation




AlN pMUT Operation



AlN pMUT Operation



Depth Sensing



$$\text{Range} = \frac{c_s}{2} (\text{Time of Flight})$$

$$\text{Angle} \propto \Delta(\text{Time of Flight})$$

Depth Sensing



Angle Range




343 m/s for sound

300 x 10⁶ m/s for light

$$\text{Range} = \frac{c_s}{2} (\text{Time of Flight})$$

$$\text{Angle} \propto \Delta(\text{Time of Flight})$$

Time of Flight Range Measurement



Outline


1. Transducer Operation

2. Depth Sensing


 3. Interface Circuits

4. Results


Receive Signal Beamforming




Receive Signal Beamforming




Receive Signal Beamforming




Receive Signal Beamforming




Ultrasonic 3D Range Sensor System




Chip Operation - Transmit





Chip Operation – Ring Down





Block diagram of the proposed 10-channel FMCW radar system. The system consists of a Pulse generator (f_0) connected to a Tx antenna. The Rx antenna is connected to a 4th order bandpass SC filter. The filter output is connected to a 10-channel receiver. The receiver output is connected to a Digital Beam-former, which produces a Depth Image. The system also includes a 16V and 0.9V power supply, a 32V bias, and a $16f_0$ sampling rate. The receiver output is connected to a 0° and 90° phase shifter, which feeds into the Digital Beam-former. The system is shown with a hand and a radar wave.





Front-end Circuit




Range Measurement – Noise




Range Measurement – Noise




Input Noise Density



Input Noise Density




Single Channel Circuit




Outline

1. Transducer Operation
2. Depth Sensing
3. Interface Circuits




4. Results


CMOS ASIC



MEMS ultrasound chip




Echo from user's head and hands








Random Range Error, Random Angle Error, and SNR vs. Range



Random Range Error, Random Angle Error, and SNR vs. Range



System Size & Power Consumption



15mm³ solution volume




Power consumption (incl. estimated digital):

- 460μW (7 ch.) at 30fps w/ 1m max range
- 10μW (1 ch.) at 10fps w/ 0.3m max range


Conclusions

Demonstrated ultrasonic
3D rangefinding using
400 μ W CMOS readout
IC




Conclusions

Demonstrated ultrasonic
3D rangefinding with
400 μ W CMOS readout IC




Mixed CT/SC architecture
readout for noise efficiency





Conclusions

Demonstrated ultrasonic
3D rangefinding using
400 μ W CMOS readout
IC



Mixed CT/SC architecture
improves noise efficiency



Ultrasonic gesture recognition balances size, performance,
and cost and can enable mm-sized gestural interfaces

3D Gesture Sensing System for Interactive Displays based on Extended-range Capacitive Sensing

Yingzhe Hu,

L. Huang, W. Rieutort-Louis, J. Sanz-Robinson,
S. Wagner, J. C. Sturm, N. Verma

Princeton University

Human-gesture Interfaces to Display

Applications for gesture sensing



**Multi-use spaces
(e.g., Tesla trip
computer)**

**Visual
computing**




**Large-scale displays
& digital signage**

Technologies for gesture sensing

Technology	Optical based	Capacitive sensing
Near-display detection	Poor	Strong
Power consumption	1-10W	<0.1W
Lighting condition	Light	None
Detection distance	meters	mm

Our aim: human-gesture interfacing (> 30cm) using low-power capacitive sensing, scalable to large displays


Display-integrated System (from ISSCC demo session)



Presented by: Yingzhe Hu, Abigail Ward (algorithm)


Challenges of Extended-range Capacitive Sensing

(1) Fringing away of electric field:



Challenges of Extended-range Capacitive Sensing

(1) Fringing away of electric field:




(2) Reduced capacitance due to increased distance:


Parallel-plate
approximation:

$$(\downarrow) C \approx \frac{\epsilon_0 A}{d} (\uparrow)$$

Minimizing Electric-field Fringing




Minimizing Electric-field Fringing





Oscillating plane (OP) eliminates capacitance fringing

System Architecture: Cap-to-freq Readout





- 1) Sensitivity enhanced by high-Q sensing oscillator
- 2) Small number of electrodes (4+4) thanks to extended-range



Sensing Readout Channel Architecture



Sensing Readout Channel Architecture





Sensing LC Oscillators





Sensing tiny capacitance requires oscillator with high frequency selectivity → Use high-Q tank inductor

Sensing LC Oscillators



Current-limited biasing to balance noise from transistors and noise from stray coupling (display)



Gilbert Mixer: Cap. Divider for Linearity



Preamp and Comparator


Preamp

Comparator



TDC for Z-directional SNR Enhancement

Coarse gestures




20cm

$$\Delta x = 1\text{cm}$$

$$\Delta f = 24\text{Hz}$$

$$f_{\text{SENSE}} = 4.11\text{ kHz}$$

Fine gestures




3cm


$$\Delta x = 1\text{cm}$$

$$\Delta f = 870\text{Hz}$$

$$f_{\text{SENSE}} = 8.1\text{ kHz}$$




Enables counting over multiple cycles:




Close-in resolution enhanced thanks to increased capacitance change *and more averaging over f_{SENSE} cycles*

System Prototype





Display-integrated Demonstration





Performance Summary:

Process	Channels	Scan rate	SNR	Power
1.2/2.5V 130nm	8 (X+Y)	240Hz	30dB @16cm	475 μ W (readout) 19mW (OP)

Measurement Results : Vertical




Measurement Results: Horizontal



Horizontal resolution of 7.1mm @20cm distance

Display Noise Measurements



Large display noise is substantially rejected by OP shielding and high-Q filtering in frequency readout

Conclusions

- **Extended-range capacitance sensing achieved by:**
 1. **Oscillating plane directing sensing-electrode's E-field away from surround electrodes**
 2. **High-Q oscillator enabling increased frequency selectivity for reduced capacitance at distances**
- **Extended-range sensing enables resolution with fewer electrodes for low-power readout**
- **Variable gesturing-sensing SNR possible for improving ergonomics**

Acknowledgements: This work is partially funded by NSF and Qualcomm Innovation Fellowship. We thank MOSIS for IC fab.

A 240Hz-Reporting-Rate 143×81 Mutual-Capacitance Touch-Sensing Analog Front-End IC with 37dB SNR for 1mm-Diameter Stylus

Mutsumi Hamaguchi,

Akira Nagao,

Masayuki Miyamoto

Sharp Corporation, Japan

Outline of presentation

1. Motivation and background
2. Architecture
3. Verification
4. Summary

Outline of presentation

1. Motivation and background
2. Architecture
3. Verification
4. Summary

Motivation and background

Realization of mutual capacitance touch sensing systems with

1. Unified touch UI for all size of displays from 4-inch up to 100-inch,
2. Fine pen handwriting without additional pen digitizer,
3. Strong immunity against LCD noise.



Outline of presentation

1. Motivation and background
2. Architecture
3. Verification
4. Summary

Architecture

1. Parallel Drive

- ✓ Properly designed parallel drive sequences enhance the SNR.

2. Fully differential sensing scheme

- ✓ LCD noise commonly injected into adjacent channels is cancelled.
- ✓ Capacitance change signals are solely detected.

Architecture


1. Parallel Drive

- ✓ Properly designed parallel drive sequences enhance the SNR.

2. Fully differential sensing scheme

- ✓ LCD noise commonly injected into adjacent channels is cancelled.
- ✓ Capacitance change signals are solely detected.

Sequential drive vs. Parallel drive



$$\text{out} \propto (C_{ij} + \text{noise}) \quad \longrightarrow \quad \text{out} \propto (M \cdot C_{ij} + \sqrt{M} \cdot \text{noise})$$

$$\text{SNR} : \propto \sqrt{M}$$

Architecture


1. Parallel Drive

- ✓ Properly designed parallel drive sequences enhance the SNR.

2. Fully differential sensing scheme


- ✓ LCD noise commonly injected into adjacent channels is cancelled.
- ✓ Capacitance change signals are solely detected.

Single-ended vs. Differential



$$(1) V_{out} \propto \frac{(C + \Delta C_{jk}) \cdot V_d + C_{p_k} \cdot V_{noise}}{C_{ci}}$$

Single-ended




$$\text{if } C_{p_k} = C_{p_{(k+1)}}$$

$$(2) V_{outp} - V_{outm} \propto \frac{(\Delta C_{j(k+1)} - \Delta C_{jk}) \cdot V_d}{C_{ci}}$$

Differential

* V_d : driving voltage , V_{noise} : noise voltage

AFE block diagram




CVC: charge-to-voltage converter
ADC: analog-to-digital converter

Mux: multiplexer
SL : sense line

Sense phase switch operation

Phase-1



CVC No.

phase-1

phase-2

CVC_0

$SL_1 - SL_0$

$SL_2 - SL_1$

CVC_1

$SL_3 - SL_2$

$SL_4 - SL_3$

...

...

...

CVC_p

$SL_{2p+1} - SL_{2p}$

$SL_{2p+2} - SL_{2p+1}$

...

...

...


CVC_{70}

$SL_{141} - SL_{140}$

$SL_{142} - SL_{141}$

Sense phase switch operation

Phase-2




CVC No.	phase-1	phase-2
CVC_0	$SL_1 - SL_0$	$SL_2 - SL_1$
CVC_1	$SL_3 - SL_2$	$SL_4 - SL_3$
...
CVC_p	$SL_{2p+1} - SL_{2p}$	$SL_{2p+2} - SL_{2p+1}$
...
CVC_{70}	$SL_{141} - SL_{140}$	$SL_{142} - SL_{141}$

Outline of presentation

1. Motivation and background
2. Architecture
3. Verification
4. Summary

SNR measurement



$$\text{STouch} = \text{Signal}_{\text{Touch, AVG100}} - \text{Signal}_{\text{Untouch, AVG100}}$$

$$\text{NTouch}_{\text{RMS100}} = \sqrt{\frac{\sum_{n=0}^{n=99} (\text{Signal}[n] - \text{Signal}_{\text{Touch}})^2}{100}}$$


$$\text{SNR(dB)} = 20 \log \frac{\text{STouch}}{\text{NTouch}_{\text{RMS100}}}$$

Performance Summary

		[3]	[4]	This work			
Size[inch]		10.1	5	32	70		
Number of channels (Drive × Sense)		27ch × 43ch	30ch × 24ch	78ch × 138ch	140ch × 248ch		
Mode		Undescribed	High SNR (CDMS DS-SC)	Slow	Normal	Slow	Normal
Reporting rate[Hz]		120	240	120	240	120	240
SNR[dB]	Finger	39	55	50.8	56.6	47.5	52.2
	Stylus (1mmΦ)	Undescribed	35	31.6	37.4	31.5	37.7
Power consumption	Total[mW]	18.7	52.8	214.7	559.9	562.8	1247.0
	Per node [uW/node]	16.1	73.3	19.9	52.0	16.2	35.9

[3] J.-H. Yang, ISSCC 2013 [4] H. Shin, ISSCC2013

Demonstration video



Outline of presentation

1. Motivation and background
2. Architecture
3. Verification
4. Summary

Summary

1. An Analog Front-End IC for a mutual-capacitance touch-sensing is developed.

- ◆ large number of channels : 143×81
 - ◆ fast reporting rate : 240Hz
 - ◆ high SNR
 - over 37dB @ 1mm diameter stylus
 - over 52dB @ 9mm diameter artificial finger
- Verified with a 32-inch and a 70-inch metal mesh sensor on LCD.

2. Key techniques

- ◆ Parallel drive
- ◆ Fully differential sensing scheme

Thank you for your attention.

A 1mm-Pitch 80x80-Channel 322Hz-Frame-Rate Touch Sensor with Two-Step Dual-Mode Capacitance Scan

***Noriyuki Miura¹, S. Dosho², S. Takaya¹, D. Fujimoto¹,
T. Kiriya¹, H. Tezuka², T. Miki², H. Yanagawa²,
and M. Nagata¹***


¹Kobe University, ²Panasonic Corporation

Introduction

- High-resolution and large-area touch sensor for natural and interactive human interfaces



**Art & Education
(Electronic Whiteboard)**




**Advertisement & Entertainment
(Interactive Digital Signage)**

12.4: A 1mm-Pitch 80x80-Channel 322Hz-Frame-Rate Touch Sensor with Two-Step Dual-Mode Capacitance Scan


Previous Works at ISSCC

► Limited pitch resolution and sensor channels




This Work

- 3x pitch resolution and 6x sensing points



Technical Challenges

- ▶ ① **Slow frame scan rate**
 - Increased sensing points
- ▶ ② **SNR degradation**
 - Limited electrode size



Our Solutions

- ▶ ① **Two-step dual-mode capacitance scan**
 - Increase frame scan rate by 1.5x for 6x scan points
- ▶ ② **Noise canceling/filtering in AFE circuits**
 - Keep SNR at 41dB even with 1/10 electrode size
- ▶ **Effective also to large-area touch sensors**
 - Same challenges in large area w/ const. resolution





Outline

- ▶ **Introduction**
- ▶ **Two-Step Dual-Mode Capacitance Scan**
 - High Frame Scan Rate Operation
- ▶ **Noise Reduction Techniques in AFE**
 - Keep SNR for Precise Touch Detection
- ▶ **Test Chip Measurement**
- ▶ **Conclusion**

Conventional Scan Schemes

Self-Capacitance Scan (SCS)


Mutual-Capacitance Scan (MCS)




12.4: A 1mm-Pitch 80x80-Channel 322Hz-Frame-Rate Touch Sensor with Two-Step Dual-Mode Capacitance Scan

Proposed Scan Scheme


► Two-Step Dual-Mode Capacitance Scan



Frame Scan Rate Calculation




Sensor Architecture




Self-Capacitance Sensor

► Low-power time-domain slope AD convertor




Mutual-Capacitance Sensor

► Chopper integrator and t -domain slope ADC




Outline

- ▶ Introduction
- ▶ Two-Step Dual-Mode Capacitance Scan
- ▶ **Noise Reduction Techniques in AFE**
 - **Keep SNR for Precise Touch Detection even with Small Electrode in High Resolution**
- ▶ Test Chip Measurement
- ▶ Conclusion




Noise Reduction Overview

► Thorough noise reduction techniques applied



V_{REF} Gen. w/ GND Noise Cancel


- ## ► Replica cancel by CM rejection at opamp



- Simulated noise in mutual-CS $< 8\text{mV}$ @ $C_p = 40\text{pF}$
- Support $C_p < 80\text{pF}$ (equivalent to 60cm ITO)

4-Phase Chopper Integrator

► Offset removal & bi-polar pulse integration




- Chopper cuts low-frequency noise and offset
- Integration cuts high-frequency noise

Outline

- ▶ Introduction
- ▶ Two-Step Dual-Mode Capacitance Scan
- ▶ Noise Reduction Techniques in AFE
- ▶ **Test Chip Measurement**
- ▶ Conclusion

Die Photo




Fabricated in 0.35 μ m CMOS

**40 Sets of Self-CS, Mutual-CS, Driver Blocks Integrated
4 Chips Used to Build 80x80 Channel Touch Sensor**




12.4: A 1mm-Pitch 80x80-Channel 322Hz-Frame-Rate Touch Sensor with
Two-Step Dual-Mode Capacitance Scan

Measurement Setup





Waveform Snapshot

► Successful touch detection by Mutual-CS




Noise Filtering

► Effective noise removal over wideband




Dual-Mode Operation

► 322Hz-frame-rate high-speed operation



Capacitance Distribution

► 1mm-high-resolution smooth C distribution




Performance Summary

	J.-H. Yang, (ISSCC'13)	H. Shin, (ISSCC'13)	This Work
Capacitance Sensing Type	Mutual	Mutual	Self/Mutual Dual Mode
Channel Pitch	5mm	3mm	1mm (1/3)
Number of Channels	27x43	24x30	80x80 (6x)
Frame Rate Scan Points / Sec.	120Hz 0.14Mpoints	240Hz 0.17Mpoints	322Hz 2.06Mpoints (10x)
Power Consumption Energy / Channel	18.7mW 134nJ	52.8mW 306nJ	21.8mW 11nJ (1/12)
Chip Layout Area Area / Channel	10.4mm² 896μm²	14.9mm² 2069μm²	13.7mm² 214μm² (1/4)
SNR (Finger) SNR (1mm-φ)	39dB	55dB 35dB	41dB 32dB
CMOS Process	0.35μm	0.18μm	0.35μm

Direct e-Brush Art Demo



Direct e-Brush Art Demo



Conclusion

- ▶ **1mm-pitch 80x80ch touch sensor**
 - 3x finer pitch resolution + 6x multiple scan points
- ▶ **Two-step dual-mode capacitance scan**
 - 322Hz frame scan rate even for 6x scan points
- ▶ **Noise canceling/filtering circuit techniques**
 - 41dB high-enough SNR even with 1/10 electrode
- ▶ **Demonstrated direct electrical brush art**

12.5

2D Coded-Aperture-Based Ultra-Compact Capacitive Touch-Screen Controller with 40 Reconfigurable Channels

Hongjae Jang¹, Hyungcheol Shin²,
Seunghoon Ko¹, Ilhyun Yun²
and Kywro Lee¹


¹KAIST, ²Zinitix

Outline

- Introduction & Motivation
- Coded-aperture-based Read-out
- Circuit Design Details
- Experimental Results
- Summary and Conclusion

Introduction


- TSPs are getting ubiquitous
- Analog read-out for mutual-cap TSP is getting tougher
 - Larger screen → More channels
 - Thinner stack-ups → More noise, Larger RC




Motivation

- Column (RX) read-out circuits often need complex circuit on every parallel channels
- Easily causes analog hardware redundancies

[3]



[4]




Outline

- Introduction & Motivation
- Coded-aperture-based Read-out
 - Operation
 - Architecture
- Circuit Design Details
- Experimental Results
- Summary and Conclusion


Time-interleaved TX

- Time-interleaved TX driving [3]
 - Limits access-time per node




Multiple-Accessed TX

- CDMA TX [4]
 - Coded TX by phase of AC driving voltage
 - Eliminates access-time limit




Scanning Schemes



	[2, 3]	[4]
TX	Time-interleaved	Multiple-access
RX (#CH)	Parallel (m)	Parallel (m)
Access Time	$<1/n$	<1


Scanning Schemes



	[2, 3]	[4]	This work
TX	Time-interleaved	Multiple-access	Multiple-access
RX (#CH)	Parallel (m)	Parallel (m)	Multiple-access (1)
Access Time	$<1/n$	<1	<1


Coded-Aperture-Based Read-out

- How to project the 2D pattern?
 - 2D basis patterns can be attained by
 $(1D \text{ Code} \otimes 1D \text{ Code})$




Coded-Aperture-Based Read-out

- How to project the 2D pattern?
 - TX Code: AC driving phase
 - RX Code: RX current summing polarity




Coded-Aperture-Based Read-out

- How to project the 2D pattern?
 - TX Code: AC driving phase
 - RX Code: RX current summing polarity




Coded-Aperture-Based Read-out

- Repeat for whole set to fully specify




Coded-Aperture-Based Read-out

- Whole system
 - Acquisition in response to 2D basis patterns
 - Sensing it using single-channel analog core
 - Digital reconstruction using the same patterns




Architecture Implementation

- Analog core: TX core + RX core




Architecture Implementation

- Reconfigurable TRX I/Os on shared TX/RX ring
→ Reconfigurable & scalable channels



Architecture Implementation

- Digital controller
 - Code schedule, reconstruction, and feature extraction




Outline

- Introduction & Motivation
- Coded-aperture-based Read-out
- **Circuit Design Details**
 - TIA and offset minimization
 - WSM and harmonic rejection
 - Delay-loss compensation
- Experimental Results
- Summary and Conclusion


Analog Core

- TX: differentially driven slew-limited inverters
- RX: TIA, PGA, Mixer, and SDM
 - Converts the amplitude of AC signal currents into digital data with robust signal-conditioning



Front-end TIA



- Pseudo-differential TIAs with C_F
 - Provides low-Z and converts I-V
 - Bandpass TF of $A_0 \sim (\sum g_{xy} C_{xy} / C_F)$
 \rightarrow AC amplitude \propto (total sum of coded capacitance)



Front-end TIA

- Offset problem
 - $C_{XY} \sim (C_0 + \Delta C) \sim C_0 \sim 1\text{pF} \rightarrow \text{AC-offset current}$
 - May need huge C_F

Spatial DC 4x4
Walsh-Hadamard




TX Balance:

+4



RX Balance:

+4




Front-end TIA

- Offset problem
 - Using well-balanced code lets AC-offset currents cancel each other




Front-end TIA

- Still large swing since
 - (Orthogonality \leftrightarrow Balance) for binary code
 - C_0 mismatch and panel RC-delay breaks balance




Front-end TIA

- OS Canceller
 - C_{OS} + Current-scaler
 - Injects boosted common-mode cancelling current




Front-end TIA

- Measurement results
 - 24-TX_x16-RX TSP, $f_c=312\text{kHz}$
 - Unbalanced code, without OS canceller




Front-end TIA

- Measurement results
 - 24-TX_x16-RX TSP, $f_c=312\text{kHz}$
 - Unbalanced code, without OS canceller





Front-end TIA

- Measurement results
 - Balanced code, with OS canceller




Down-mixing Consideration

- Signal is band-limited
- Noise couples through wide-band




Down-mixing Circuit Comparison

- Switched-Capacitor
[4]



+Simple
- Aliasing



- Square-wave Mixing
[3]



+Filter applicable
- Filter complexity


Down-mixing Circuit Comparison (cont'd)

- Sinusoidal Mixing [2]



- +Harmonic band rejection
- Complex and active


- Wave-shaping [This work]



- +Harmonic band rejection
- +Fairly simple


Wave-shaping Mixer

- Shaped sampling coefficients using SC network
 - @ p_1 : Fully-charge
 - @ p_2 : Partially transfer through chopper



Wave-shaping Mixer + SDM


- Connecting to SDM 1st integrator
 - Mixer also working as SDM input capacitor



Wave-shaping Mixer + SDM


- Measurement result
 - Reconstructed data variation by frequency-swept noise injection

($f_s=10\text{MHz}$, $f_c=312\text{kHz}$)




Delay-loss Compensation

- Different phase delays due to panel RC
→ Signal loss at down-mixing stage



Delay-loss Compensation


- I/Q mixing and combining catches full amplitude




Outline

- Introduction & Motivation
- Coded-aperture-based Read-out
- Circuit Design Details
- **Experimental Results**
- **Summary and Conclusion**

Chip Implementation and Test




- 0.18 μ m 1.8/3.3V TRs
- TX: 3.3V, RX: 3.3/1.8V
- Analog active area
: 0.46 mm²
- Analog power
: 2.6 mW
- TSP for test
: 24-TX \times 16-RX




Measurement Results

- Reconstructed images




Finger response image



**Untouched noise
(100-frame rms)**


Measurement Results

- Recorded all-node data for finger
 - Untouched SNR (Touch strength / noise rms_{untouched})
~ 53 dB
 - Touched SNR (Touch strength / noise rms_{touched})
~ 38 dB




Measurement Results

- Reconstructed images
 - Resolution-scaling mode for faster frame-rate



**Low-resolution image
for 3-finger touch event**



Local high-resolution image

Summary

- Enhancement on analog hardware optimization
- Maintaining high noise-immunity from [4]

	[3]	[4]	This Work
Process	0.35 μ m 3.3V CMOS	0.18 μ m 3.3/1.8V CMOS	0.18 μ m 3.3/1.8V CMOS
Channels (TX \times RX)	27 \times 43	30 \times 24	24 \times 16 (40 TRXs)
Scan rate	120Hz	240Hz	160Hz
SNR	39dB	55dB	53dB
Analog Power	18.7mW	20mW	2.6mW
Analog Area	10.4mm ²	7mm ²	0.46mm ²

Conclusion

- Coded-aperture-based mutual TSP controller is presented for
 - Analog hardware compactness
 - High noise-immunity
 - Suggesting an architectural approach for optimizing 2D passive sensor-array read-out
- A simple yet effective RX circuit for TSP read-out is shown

A 160nW 63.9fJ/Conversion-Step Capacitance-to-Digital Converter for Ultra-Low-Power Wireless Sensor Nodes

Hyunsoo Ha¹, Dennis Sylvester²,
David Blaauw², and Jae-Yoon Sim¹

¹POSTECH, Pohang, Korea


²University of Michigan, Ann Arbor, MI

Outline

- Introduction
 - Wireless Sensor Node
 - Previous Approaches for Capacitance Sensing
- Proposed Capacitance-to-Digital Converter
 - Correlated Double Sampling
 - Asynchronous SAR ADC
- Implementation Results
- Conclusion


Wireless Sensor Node (WSN)

- Energy autonomous system to acquire and analyze data of surroundings through sensor




Capacitance Sensing

- Utilizes changes of capacitance according to variation of surroundings




- Zero static current during signal readout
- Widely adopted in various sensing applications
 - Pressure
 - Displacement
 - Humidity

Requirements on CDC for WSN




- **Good energy efficiency**
 - Ultra-low-power consumption with fine resolution
 - State-of-the-art FoM = 1.4pJ/conversion-step
- **Support intermittent operation with fast wake-up**



Previous Approach - PWM

Ref : Z. Tan, JSSC 2012




- Good for intermittent operation
- Requires large number of CLK_{REF} cycles

Previous Approach - $\Delta\Sigma$ Converter

Ref : [4] S. Xia, /ISSCC 2012,


[5] Z. Tan, VLSI 2012



$$C_{\text{SENS}} - C_{\text{OS}} = \frac{\sum (bs \cdot C_{\text{REF}} - \overline{bs} \cdot C_{\text{REF}})}{N}$$

- Fine resolution (<100aF)
- Numerous cycles to produce the 1st valid result

Previous Approach - SAR




Ref : [2] K. Tanaka, ASSCC, 2007

- Good for intermittent operation & low-power
- Direct connection reduces signal amplitude


Proposed CDC

Readout frontend




- **Difference sampling with CDS**
 - Convert ($C_{\text{SENS}} - C_{\text{REF}}$) for fine resolution
 - Separation of C_{SENS} from the CDAC
- **Sampling cap. for CDS reused in SAR ADC**
 - Ultra-low-power consumption
 - Support intermittent operation

CDS Procedure - 1




< PRE-CHARGE1 >




< SAMPLE1 >

- Charge proportional to $(C_{\text{SENS}} - C_{\text{REF}})$ stored in C_{SAMPLE}
- Q_{SAMPLE} not affected by V_{REF} and V_{OS} variations

CDS Procedure - 2



< PRE-CHARGE2 >




< SAMPLE2 >

$$Q_{\text{SAMPLE}} = Q_{\text{SAMPLE1}} - Q_{\text{SAMPLE2}} = 2 \cdot (C_{\text{SENS}} - C_{\text{REF}}) \cdot V_{\text{DD}}$$

- Samples difference only with signal doubled


Effect of Noise : Noise Gain



$$A_{SMP_NOISE} = \frac{V_{OUT_NOISE} - V_{IN_NOISE}}{V_{IN_NOISE}} = \frac{C_{REF} + C_{SENS}}{C_{SAMPLE}}$$


- Larger C_{SENS} & C_{REF} cause more noise

Simulated Noise



Noise Frequency (Hz)

< Flicker noise >




Noise Frequency (Hz)

< Thermal noise >


Noise (> 1Hz)	Single sampling	CDS
Flicker noise	- 2.3 dB	- 5.2 dB
Thermal noise	+ 0.5 dB	- 2.5 dB

C_{SAMPLE} Reused in SAR ADC




- Saves charging power for ADC sampling

Operation-1 : CDS on CDACs





- **Differential output stored on CDACs**

Operation-2 :A-to-D Conversion



- Converting sampled result to 13b digital code


Timing Control



- Each transition of CLK_{EXT} generates all control signals.
- Asynchronous SAR


Set Valid Output Range of Amp

- Output swing of amplifier limited
 - Amp output $[-V_{DD}/2 \sim V_{DD}/2]$ is considered to be valid.




Conversion Range Extension

- Extension of valid conversion range with multiple C_{REFS}




C_{REF} Array


- 7.5-to-70.5pF in 9pF steps(8 C_{REF} s)



C_{REF} Selection Procedure



Microphotograph




- TSMC 180nm CMOS
- 0.7 X 0.7 mm²

Measurements (@250 Sample/s)

C_{REF}	C_{SENS} range	Power
7.5 pF	2.5 ~ 12.5 pF	119 nW
16.5 pF	11.5 ~ 21.5 pF	127 nW
25.5 pF	20.5 ~ 30.5 pF	133 nW
34.5 pF	29.5 ~ 39.5 pF	139 nW
43.5 pF	38.5 ~ 48.5 pF	144 nW
52.5 pF	47.5 ~ 57.5 pF	148 nW
61.4 pF	56.4 ~ 66.4 pF	157 nW
70.3 pF	65.3 ~ 75.3 pF	160 nW


Power Breakdown



Block	Power
OPAMP	83 nW
CAP	52 nW
ADC	25 nW
Total	160 nW


- **Energy/conv = 0.64 nJ/conv @ 250 Sample/sec**

Effective Number of Bits (ENOB)



$$\text{ENOB} = (20 \times \log_{10}(\text{Range/Resolution}) - 1.76) / 6.02$$

Linearity Error



- **Error < 5.9 fF without missing code**

Performance Comparison





	[2] ASSCC 07	[3] ESSCIRC 11	[5] ISSCC 12	[6] VLSI 12	This work
Technology	0.18 μm	0.13 μm	0.35 μm	0.16 μm	0.18 μm
Conversion Method	SAR ADC	PLL-Based Conversion	$\Delta\Sigma$ modulation	$\Delta\Sigma$ modulation	SAR ADC
Supply	1.4 V	0.3 V	3.3 V	1.2 ~ 1.8 V	1.2 V(Analog) 0.9 V(Digital)
Input range	N/A	6.3 ~ 6.6 pF	8.4 ~ 11.6 pF	0.54 ~ 1.06 pF	2.5 ~ 75.3 pF
Meas time(ms)	0.004	1	0.02	0.8	4
Power	0.24 mW	270 nW	14.9 mW	10.3 μW	160 nW
Resolution(fF)	N/A	3.570	0.065	0.070	6.0
ENOB ¹ (bit)	6.83 ³	6.1	15.3	12.6	13.3 ~ 14.2
FoM ² (fJ/c-s)	7937	3936	7380	1360	63.9⁴

¹ENOB = $(20 \times \log_{10}(\text{Range}/\text{Resolution}) - 1.76)/6.02$, ²FoM = $(\text{Power} \times T_{\text{meas}})/2^{\text{ENOB}}$



³This ENOB is obtained by applying sinusoidal signal to fixed capacitor.

⁴This FoM is calculated by using lowest ENOB.

Testing Setup with Pressure Sensor




Testing with Pressure Sensor (Linearity)



- Linearity of $R^2 = 0.9997$
- Pressure resolution : $0.4\text{mmHg}(=2\sigma)$

Testing with Pressure Sensor (Dynamic Behavior)



Conclusion

- **A CDC is proposed for ULP applications.**
 - Difference sampling CDS
 - CDS combined with SAR ADC for power saving
 - Conversion range extended using multiple references
- **Implementation Results**
 - Dissipates 160nW @ 250S/sec
 - 63.9fJ/conversion-step (20 x improved)
 - Verified with a pressure sensor
- **Promising for general-purpose sensor interface in ULP wireless sensor node**

A 0.85V 600nW All-CMOS Temperature Sensor with an Inaccuracy of $\pm 0.4^{\circ}\text{C}$ (3σ) from -40 to 125°C

Kamran Souri¹, Youngcheol Chae²,
Frank Thus³, and Kofi Makinwa¹

¹ Delft University of Technology, Delft, The Netherlands

² Yonsei University, Seoul, South Korea

³ NXP Semiconductors, Eindhoven, The Netherlands

Sub-1V Temperature Sensing in CMOS?

With BJTs [Souri, JSSC '13]

✓ 1-point trim $\Rightarrow \pm 0.2^\circ\text{C}$ error (-55°C to 125°C)



✗ $V_{BE} \sim 0.8\text{V}$ at -55°C
 \Rightarrow supply voltage $> 1\text{V}$

With MOSFETs [Chen, JSSC '10]

✓ $V_{GS} \sim 0.4\text{V}$ at $-55^\circ\text{C} \Rightarrow$ sub-1V operation

✗ 2-point trim $\Rightarrow \pm 0.5^\circ\text{C}$ error (0°C to 90°C)



Dynamic Threshold MOST (DTMOST)



[Annema, JSSC '99]

- A standard P-type MOST
- BUT its body and gate terminals are tied together!
 - ⇒ near-ideal diode characteristic
 - ⇒ less spread [Souri, ESSCIRC '11] [Terauchi, JJAP '05]



Operating Principle



- V_{REF} = temperature independent voltage ($\sim 0.6V$)
 $\alpha \cdot \Delta V_{GS}$ = (linearly) temperature dependent voltage

- Their ratio is a measure of temp:
$$\mu = \frac{\alpha \cdot \Delta V_{GS}}{\underbrace{V_{GS} + \alpha \cdot \Delta V_{GS}}_{\text{Reference}}}$$


Efficient Sensing Principle



- V_{GS} and ΔV_{GS} are both temperature dependent
- So $X = V_{GS} / \Delta V_{GS}$ is a monotonic function of temperature

- Which is easily linearized: $\mu = \frac{\alpha}{X + \alpha} = \frac{\alpha \cdot \Delta V_{GS}}{\underbrace{V_{GS} + \alpha \cdot \Delta V_{GS}}_{\text{BG Reference}}}$


Simplified Block Diagram



- Linearization in Digital Backend: $\mu = \frac{\alpha}{X + \alpha}$
- Digital $\alpha \Rightarrow$ accurate (trim knob)


Front-End

- Opamp forces ΔV_{GS} across R_b
 $\Rightarrow I$ is a PTAT current
- Power & energy efficiency
 \Rightarrow 2:1 area ratio
- Opamp's supply current?




Power Efficient Front-End (1)

- Current-voltage mirror re-uses DTMOST's bias current
- $2V_{GS,SUB} + V_{DS,SAT} < 1V$
- BUT low loop gain
 \Rightarrow low CMRR?




Power Efficient Front-End (2)

- Improved current-voltage mirror [Lam, VLSI'10]
- Same headroom
- Positive feedback loop enhances loop gain




Offset Cancellation

- Input-referred offset modifies the bias current and thus V_{GS}
- Chopping removes the offset




DEM Establishes Accurate ΔV_{GS}

- 3 identical DTMOSTs establish a 1:2 area ratio
- DEM with Kelvin-connected switches \Rightarrow Accurate ΔV_{GS}



Inverter-Based Zoom ADC




1st stage: 135nA

2nd stage: 65nA


- SAR-assisted 2nd-order $\Sigma\Delta$ ADC [Souri, JSSC'13]
- Inverter-based OTAs \Rightarrow sub-1V, low-power operation

Inverter-Based Zoom ADC




- SC doubler \Rightarrow $\sim 1.8V$ supply to drive V_{GS} switches

Chip Micrograph



- 0.16μm CMOS
- 0.085mm²
(active area)
- Supply voltage:
Analog: 0.85-1.2V
Digital: 1V
- Supply current:
700nA (with digital)


Untrimmed Spread



16 devices,
one batch

- After batch-calibration: $\pm 1^\circ\text{C}$ (3σ)

Alpha-Trimmed Spread



16 devices,
one batch

- After correcting for systematic non-linearity ($< \pm 0.1^\circ\text{C}$)
- Single alpha trim at $30^\circ\text{C} \Rightarrow \pm 0.4^\circ\text{C}$ (3σ)

Comparison to Prior Art

	This work	Souri JSSC-13	Law JSSC-10
Sensor type	DTMOST	BJT	MOST
Supply current	700nA	3.4 μ A	190nA
Supply voltage	0.85-1.2V	1.5-2V	0.5V (sensor) 1V (digital)
Temp. range	-40 – 125°C	-55 – 125°C	-10 – 30°C
Inaccuracy (Trim)	$\pm 0.4^{\circ}\text{C}$ (3σ) 1-point	$\pm 0.15^{\circ}\text{C}$ (3σ) 1-point	-0.8°C / 1°C 2-point
Relative inaccuracy	0.48%	0.2%	4.5%
Resolution (T_{conv})	0.063°C (6msec)	0.02°C (5.3msec)	0.2°C (30msec)

Sub-1V, sub- μ W operation and 10x more accuracy!

Conclusions

- DTMOSTs \Rightarrow accuracy and sub-1V operation
- Inverter-based OTAs \Rightarrow sub-1V, low-power readout
- Voltage doubler \Rightarrow sub-1V sampling-switch drive
- Result is a sub-1V, sub- μ W, all-CMOS temp sensor with state-of-the-art accuracy: $\pm 0.4^{\circ}\text{C}$ using a 1-point trim

A BJT-based CMOS Temperature Sensor with a $3.6\text{pJ}^\circ\text{C}^2$ Resolution FoM


A. Heidary, G. Wang

K.A.A. Makinwa and G.C.M. Meijer

Smartec, The Netherlands

Delft University of Technology, The Netherlands



Design target ----- modernize the successful SMT-160



Temperature range	-45°C to 130°C
accuracy (trim method)	$\pm 1.2^{\circ}\text{C}$ (1-point)
Resolution measurement time	0.005°C 20ms
Technology chip area	2.4 μm BiCMOS 5mm ²

Challenge: Achieve the same or better
performances in low cost CMOS

Basic operation of temperature sensor



$$t_L = \frac{(V_2 - V_1) \times C}{I_1(T)} \quad t_H = \frac{(V_2 - V_1) \times C}{I_2(T)}$$


$$\left. \begin{array}{l} I_1 \propto T \\ I_1 + I_2 = \text{constant} \end{array} \right\} \Rightarrow$$

$$D = \frac{t_H}{t_L + t_H} = \frac{I_1}{I_1 + I_2} \propto T$$

☺ D is insensitive to V_1 , V_2 and C

V_{BE} and ΔV_{BE} from BJTs

- V_{BE} : CTAT (Complementary To Absolute Temperature)
- ΔV_{BE} : PTAT (Proportional To Absolute Temperature)



$$V_{ref} = V_{BE} + K_1 \Delta V_{BE}$$



Band-gap reference

$$V_T = K_2 \Delta V_{BE} - K_3 V_{BE}$$




Positive T coefficient



$$V_T/V_{ref} \propto T$$

Simplified schematic diagram of the CMOS SMT



$$V_{BE1}, V_{BE2} \Rightarrow I_{PTAT}$$

$$V_{BE3} \Rightarrow I_{BE}$$

$$I_1 = 3I_{PTAT} - 0.5I_{BE}$$

$$I_2 = I_{BE} - I_{PTAT}$$

$$I_1 \propto V_T$$

$$I_1 + I_2 \propto V_{ref}$$

$$D = \frac{I_1}{I_1 + I_2} = \frac{3I_{PTAT} - 0.5I_{BE}}{0.5I_{BE} + 2I_{PTAT}}$$

Error source 1: component mismatch

☹ Offset in OP_1 and OP_2 → ☺ Chopping for op-amps


☹ Ratio errors in current mirror, BJTs and resistors → ☺ Dynamic Element Matching (DEM)

Chopping & DEM → Averaging → Error = Second order residual

Error source 2: PTAT spread of V_{be3}


☺ One-point trim can adjust $V_{be3}(T_r)$ to its nominal value

Design for accuracy



- Chopping and DEM state machines are self clocked
- A complete DEM cycle includes 8 periods

Implementation in 0.7 μm CMOS



Chip size: 1.6mm²

Op-amps

Resistors


BJT and
trimming

Current mirror
and DEM control

Trimming
network

Supply voltage	2.9V to 5.5V
Supply current (25°C)	53 μA to 68 μA
Single period (25°C)	235 μs to 670 μs
Packaged pins	VDD GND OUT


Real time output and after average




1 DEM cycle
(2.2ms)

- Duty cycle of 1 period: $\sigma = 2.74 \text{ K}$
- Moving average over 8 periods: $\sigma = 0.003 \text{ K}$

Spread of 15 samples



Energy/Conversion vs. Resolution*



- Resolution FoM = (Energy/Conversion) × Resolution²
- This work is 3x improvement on state of the art

* K.A.A. Makinwa, "Smart Temperature Sensor Survey", [Online]. Available: http://ei.ewi.tudelft.nl/docs/TSensor_survey.xls

Comparison to prior art

	This work	SMT-160 [6]	Heidary [4]	Souri [3]	Aita [2]
Technology	0.7 μ m CMOS	2.4 μ m BiCMOS	0.13 μ m CMOS	0.16 μ m CMOS	0.7 μ m CMOS
Temperature range (°C)	-45 to 130	-45 to 130	-55 to 85	-55 to 125	-55 to 125
Spread (°C) (trim method)	± 0.15 ¹ (1-point)	± 1.2 ² (1-point)	± 0.15 ¹ (1-point)	± 0.15 ¹ (1-point)	± 0.1 ¹ (1-point)
Resolution (°C) measurement time (ms)	0.003 ³ 2.2	0.005 20	0.005 20	0.02 5.3	0.025 100
Resolution FoM (pJ°C ²)	3.6	430	41	11	3900

¹ 3σ ² Maximum ³ $V_{dd}=3.3V$

Conclusion: our design target has been achieved

Conclusions

A BJT-based temperature sensor with a Duty-Cycle modulated output has been implemented in 0.7 μ m CMOS

- Errors are reduced by
 - Chopping and DEM
 - One point trimming

☺ Spread less than 0.15°C

☺ Resolution 0.003°C in 2.2ms

☺ Res. FoM = 3.6pJ°C², 3x improvement on state of the art

☺ The design is ready for production

A 1.55x0.85mm² 3ppm 1.0μA 32.768kHz MEMS-based Oscillator

Samira Zali Asl^{1,2},

Shouvik Mukherjee¹, Will Chen¹, Kimo Joo¹,

Rajkumar Palwai¹, Niveditha Arumugam¹, Preston Galle¹,

Meghan Phadke¹, Charles Grosjean¹, Jim Salvia¹, Hae-chang Lee¹,

Sudhakar Pamarti³, Terri Fiez², Kofi Makinwa⁴, Aaron Partridge¹, Vinod Menon¹

¹ SiTime Corporation, Sunnyvale, CA

² Oregon State University, Corvallis, OR

³ University of California, Los Angeles, CA

⁴ Delft University of Technology, Delft, The Netherlands



Revolution in Computing Devices



Vatican City: 2005 vs. 2013



Wearable devices coming next
Small size and low power

Timing Reference

- 32.768kHz clock for time keeping



Requirements


Solution

Small Size	→	MEMS Technology
Low power	→	+ CMOS Techniques
High Accuracy	→	+ Temp. Comp. Engine


Outline

- Motivation
- **System Level Overview**
- Block Level Design
- Measurement Results
- Conclusion

MEMS-based 32kHz Oscillator (XO)



MEMS-based 32kHz Oscillator (TCXO)





Outline


- Motivation
- System Level Overview
- **Block Level Design**
 - **MEMS Resonator & its Sustaining Oscillator**
 - Phase Locked Loop (PLL)
 - Temperature to Digital Converter (TDC)
 - Voltage Regulators
 - Output Driver
- Measurement Results
- Conclusions

MEMS Resonator

Tuning-fork
524kHz MEMS




Electrical Model



$$R_M = 90k\Omega @ V_B = 2.4V$$

$$Q \text{ factor} = 52,000$$

MEMS Sustaining Oscillator (Pierce Configuration)




Total current consumption = 240nA

Outline

- Motivation
- System Level Overview
- Block Level Design
 - MEMS Resonator & its Sustaining Oscillator
 - **Phase Locked Loop (PLL)**
 - Temperature to Digital Converter (TDC)
 - Voltage Regulators
 - Output Driver
- Measurement Results
- Conclusions

Phase Locked Loop (PLL)

(XO Mode)




Why PLL?

✓ To filter $\Delta\Sigma$ modulator noise

Parameter	Value
I-CP	16nA
PLL-BW	1kHz
VCO freq	262kHz
Total current	290nA

Phase Locked Loop (PLL)

(TCXO Mode)




Why PLL?

✓ To filter $\Delta\Sigma$ modulator noise

Parameter	Value
I-CP	16nA
PLL-BW	1kHz
VCO freq	262kHz
Total current	290nA

Phase Locked Loop (PLL)

(Low Power Mode)



Low Power Mode:

- ✓ Disabled PLL
- ✓ Disabled temp compensation

Why PLL?

- ✓ To filter $\Delta\Sigma$ modulator noise




Parameter	Value
I-CP	16nA
PLL-BW	1kHz
VCO freq	262kHz
Total current	290nA

Outline

- Motivation
- System Level Overview
- Block Level Design
 - MEMS Resonator and its Sustaining Oscillator
 - Fractional-N Phase Locked Loop (PLL)
 - **Temperature to Digital Converter (TDC)**
 - Voltage Regulators
 - Output Driver
- Measurement Results
- Conclusions


BJT-based Temperature Sensor

Pertijns JSSC 2005



Current	Value
BJT core	1.5μA

Temperature to Digital Converter




To reduce error sources:

- ✓ Dynamic element matching
- ✓ Correlated double sampling
- ✓ System level chopping

Current	Value
1 st op-amp	1.2μA
2 nd op-amp	0.5μA
Total	4.5μA

Duty Cycling TDC

(Feature to save power)



Duty cycled TDC:


- ✓ Power down TDC in sleep mode
- ✓ Clock gating in sleep mode
- ✗ Trade off between power and temperature tracking

Current	Value
TDC	100nA

Outline

- Motivation
- System Level Overview
- Block Level Design
 - MEMS Resonator and its Sustaining Oscillator
 - Fractional-N Phase Locked Loop (PLL)
 - Temperature To Digital Converter (TDC)
 - **Voltage Regulators**
 - Output Driver
- Measurement Results
- Conclusions


Voltage Regulator Architecture




Open loop technique to save power and area

Digital Regulator

Digital supply tracks process & temperature





$$V_{REF} = V_{GS_{REF}} + R_M \times I_{REF}$$



Outline



- Motivation
- System Level Overview
- Block Level Design
 - MEMS Resonator and its Sustaining Oscillator
 - Fractional-N Phase Locked Loop (PLL)
 - Temperature To Digital Converter (TDC)
 - Voltage Regulators
 - **Output Driver**
- Measurement Results
- Conclusions

Output Driver




Goal is to limit output clock swing

Low Swing Output Driver



Low swing to save CVF current

Comparison: Low vs. Full Swing Drivers




55% lower current
with low swing driver

Outline


- Motivation
- System Level Overview
- Block Level Design
- **Measurement Results**
- Conclusions

Chip Scale Package (CSP)


Size: 1.55mmx0.85mm




Chip Micrograph of MEMS and CMOS




XO Frequency Error over Temperature (Temperature compensation disabled)




TCXO Frequency Error over Temperature (Temperature compensation enabled)




Hysteresis over Temperature



TCXO Response to Temperature Ramp



Transient Current



Comparison Table (XO)

Parameter	This work	Epson SG-3050	Micro crystal OV-7604
Supply Voltage (V)	1.2 to 4.5	1.2 to 5.5	1.2 to 5.5
Temperature Range (°C)	-40 to 85	-20 to 70	-40 to 85
Frequency Stability vs. Temp (ppm)	100 max	120 max	160 max
Supply Sensitivity (ppm/V)	± 0.25	± 3	± 1.5
Start up time (s)	0.2	1	0.5
Current (μA) (Clock enabled, no load)	0.9 typ 1.4 max 0.6 LPM	- typ 2 max	0.4 typ 0.5 max
Package Size (mmxmm)	1.55x0.85	2.2x1.4	3.2x1.5

Comparison Table (TCXO)

Parameter	This work	Maxim DS32kHz	Epson TG-3530
Supply Voltage (V)	1.5 to 4.5	2.7 to 3.5	2.2 to 5.5
Temperature Range (°C)	-40 to 85	-40 to 85	-20 to 70
Frequency Stability vs. Temp (ppm)	± 3	± 7.5	± 5
Supply Sensitivity (ppm/V)	± 0.25	2.5	± 1
Start up time (s)	0.2	1	3
Current (μ A) Clock enabled, no load	1 typ 1.5 max	1.85 typ 4 max	1.7 typ 4 max
Package Size (mmxmm)	1.55x0.85	18.5x6.35	5x10.1

Conclusion

- **The smallest and lowest power 32kHz TCXO**
 - 6X smaller (1.55mmx0.85mm)
 - 2X less power ($< 1.5\mu\text{A}$)
 - Improved accuracy (3ppm)
- **Techniques to achieve this:**
 - Combining MEMS and CMOS technology
 - Sub-threshold design
 - Duty-cycling TDC
 - Open Loop regulators
 - Digital regulator to track process and temp
 - Low swing driver